Skip to content
Permalink

Comparing changes

Choose two branches to see what’s changed or to start a new pull request. If you need to, you can also or learn more about diff comparisons.

Open a pull request

Create a new pull request by comparing changes across two branches. If you need to, you can also . Learn more about diff comparisons here.
base repository: Copilot-Language/copilot-bluespec
Failed to load repositories. Confirm that selected base ref is valid, then try again.
Loading
base: 2fc0aaf
Choose a base ref
...
head repository: Copilot-Language/copilot-bluespec
Failed to load repositories. Confirm that selected head ref is valid, then try again.
Loading
compare: c803a41
Choose a head ref
  • 5 commits
  • 4 files changed
  • 1 contributor

Commits on May 18, 2025

  1. Use primSelectFn instead of select 

    `primSelectFn _ x i` will turn into `x[i]` in Bluespec SystemVerilog, which
looks more natural than `select(x, i)`.
    @RyanGlScott
    RyanGlScott committed May 18, 2025
    Configuration menu
    Copy the full SHA
    6f487aa View commit details
    Browse the repository at this point in the history

  2. Use CBinOp instead of CApply for binary operators 

    This is required to produce syntactically valid Bluespec SystemVerilog, and it
has the added bonus of making the Bluespec Haskell output look nicer.
    @RyanGlScott
    RyanGlScott committed May 18, 2025
    Configuration menu
    Copy the full SHA
    21cd147 View commit details
    Browse the repository at this point in the history

  3. Use idAssign instead of Cwrite for register updates

    @RyanGlScott
    RyanGlScott committed May 18, 2025
    Configuration menu
    Copy the full SHA
    cf760ef View commit details
    Browse the repository at this point in the history

  4. Vendor in-flight copilot-bluespec changes

    @RyanGlScott
    RyanGlScott committed May 18, 2025
    Configuration menu
    Copy the full SHA
    ecc4a70 View commit details
    Browse the repository at this point in the history

  5. Draft: Try Bluespec SystemVerilog 

    TODO RGS: Update test suite

[ci skip]
    @RyanGlScott
    RyanGlScott committed May 18, 2025
    Configuration menu
    Copy the full SHA
    c803a41 View commit details
    Browse the repository at this point in the history
Loading